Modeling of Manufacturing Processes in EPIC Technology

Authors

  • V. Kašauskas Kaunas University of Technology
  • R. Anilionis Kaunas University of Technology
  • D. Eidukas Kaunas University of Technology

Abstract

EPIC technology is used for specialized IC formatting on the ground of transistor structures. The change of structure in IC manufacturing cycle is mostly determined by high temperature technological processes (HTTP) regiments, which influence diffuse layer dopant redistribution, and by this determine characteristics and manufacturing errors of elements formed. Main regiments of HTTP are considered time for structure formatting and technological process (TP) temperature. The main goal is to analyze and model the cycle of HTTP used in EPIC technology and their influence to ach other and current gain  and . IIl. 5, bibl. 8 (in English; summaries in English, Russian, Lithuanian).

Downloads

Published

2008-08-20

How to Cite

Kašauskas, V., Anilionis, R., & Eidukas, D. (2008). Modeling of Manufacturing Processes in EPIC Technology. Elektronika Ir Elektrotechnika, 87(7), 49-52. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/11210

Issue

Vol. 87 No. 7 (2008)

Section

T 171 MICROELECTRONICS

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.