The Efficient Solution of Parasitic Voltage Annulment in Electronic Low Resistance Comparator
AbstractThe article describes an efficient solution of parasitic voltage annulment applied in low resistance comparison. By development and design the low resistance comparator with many measuring ranges, occurred some difficulties with parasitic voltages. Theirs influence on measuring result is not negligible. To eliminate those disturbances, the analog voltage integration method is used. That is the way to nullify the parasitic voltages. Also, this electric circuit eliminates the influence of AC disturbances, which are consequence of network power supply (50 Hz frequency), independently of intensity of voltage amplifying. Ill. 6, bibl. 10, tabl. 1 (in English; abstracts in English and Lithuanian).
How to Cite
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.