FPGA based Packet Splitter Implementation Using Mixed Design Flow
Design and development of a FPGA based packet splitter using Handle–C DK4 design suite is reported. A mixed design flow comprising of the integration of tools from third party has been adopted for the simulation, testing, debugging and generation of the RTL model. The reported packet splitter core has lot of potential applications in passive monitoring of the networking setup, security appliances etc. Ill. 2, bibl. 8 (in English; summaries in English, Russian and Lithuanian).
How to Cite
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.