Functional Test Transformation to Improve Compaction

Authors

  • E. Bareiša Kaunas University of Technology
  • V. Jusas Kaunas University of Technology
  • K. Motiejūnas Kaunas University of Technology
  • R. Šeinauskas Kaunas University of Technology

Abstract

Compact test sets are very important for reducing the cost of testing the very large scale integrated circuits by reducing the test application time. In this work we presented a new procedure of functional static-based test transformation into functional delay test that allows improving test compaction. Experimental results for ISCAS’85 and ITC’99 benchmark circuits showed that the proposed approach reduced test size up to 4.83 times comparing with results presented in other publications whereas average test size reduction was up to 2.87 times. Ill. 3, bibl. 10 (in English; summaries in English, Russian and Lithuanian).

Downloads

Published

2008-03-19

How to Cite

Bareiša, E., Jusas, V., Motiejūnas, K., & Šeinauskas, R. (2008). Functional Test Transformation to Improve Compaction. Elektronika Ir Elektrotechnika, 83(3), 53-58. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/11077

Issue

Vol. 83 No. 3 (2008)

Section

T 170 ELECTRONICS

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.