Hardware Emulation of Large Scale Boolean Equations Systems

Authors

  • S. M. Hyduke Aldec Inc.
  • V. I. Hahanov Kharkov national University of Radio Electronics
  • O. V. Melnikova Kharkov national University of Radio Electronics
  • I. V. Hahanova Kharkov national University of Radio Electronics

Abstract

This paper offers high-performance technology for processing Boolean equations, based on Compiler Synchronized Parallelprocessor Network-based Logic Device PRUS (Programmable Unlimited Systems) - single-bit spherical multiprocessor, which implemented into ASIC. This technology allows to perform parallel, sequential and pipelined Boolean equations processing using AND, OR, NOT, XOR operations. Multiprocessor is very efficient in hardware implementation – e.g. 256MB RAM is enough for processing Boolean equations containing 20 millions gates. Ill. 4, bibl. 7 (in English, summaries in Lithuanian, English, Russian).

Downloads

Published

2005-03-19

How to Cite

Hyduke, S. M., Hahanov, V. I., Melnikova, O. V., & Hahanova, I. V. (2005). Hardware Emulation of Large Scale Boolean Equations Systems. Elektronika Ir Elektrotechnika, 59(3). Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10387

Issue

Vol. 59 No. 3 (2005)

Section

T 125 AUTOMATION, ROBOTICS

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.