Fast Processing of Non-Repeated Values in Hardware

Iouliia Skliarova, Valery Sklyarov, Alexander Sudnitson

Abstract


The paper suggests a technique for fast data processing of unique and constrained items. The technique is based on two methods that involve: 1) address-based data sorting; and 2) communication-time networks. Input data are received one by one from a sequential channel. The first method enables undesirable values (e.g. previously taken or explicitly blocked) to be discarded. Although this method is chosen from the scope of data sorting, it is used in the paper (after some adjustments) for filtering. The second method enables each data item to be properly handled during communication time. For example, in case of data sorting it means that as soon as a new item is received it will immediately be placed in a proper position of the produced sorted subset that is composed of all previously acquired items. The circuits that implement the proposed methods have been entirely modeled and verified in software, then described in VHDL, synthesized and implemented in hardware, and finally evaluated. The results have shown that the proposed solutions are well suited for real-time applications.

DOI: http://dx.doi.org/10.5755/j01.eie.23.3.18336


Keywords


Address-based sorting; data filtering; sorting networks; communication-time circuits; FPGA

Full Text: PDF

Refbacks

  • There are currently no refbacks.


Print ISSN: 1392-1215
Online ISSN: 2029-5731