Design Considerations of an Amorphous Silicon Demultiplexer

Authors

  • Z. Hafdi Batna University

DOI:

https://doi.org/10.5755/j01.eee.19.8.5397

Keywords:

Amorphous silicon, a-Si, H TFT, design optimization, demultiplexer

Abstract

This paper deals with the optimization of amorphous silicon gate driver circuits for active matrix array applications. It is based on static and dynamic models for hydrogenated amorphous silicon thin-film transistor operations. The models are extended to investigate amorphous silicon demultiplexer functionality. The proposed circuit is an improvement of an earlier published architecture. The circuit performance is discussed and demonstrated to be more reliable. It is shown that the response of the demultiplexer in terms of charging/discharging time is improved, the feed-through is reduced and the optimization of the circuit response is a reliable trade-off between stability and speed. This may contribute to overcome amorphous silicon technology shortcomings.

DOI: http://dx.doi.org/10.5755/j01.eee.19.8.5397

Downloads

Published

2013-10-07

How to Cite

Hafdi, Z. (2013). Design Considerations of an Amorphous Silicon Demultiplexer. Elektronika Ir Elektrotechnika, 19(8), 65-68. https://doi.org/10.5755/j01.eee.19.8.5397

Issue

Vol. 19 No. 8 (2013)

Section

MICRO-, NANOELECTRONICS

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.