Fault Loop Impedance Measurement in Low Voltage Network with Residual Current Devices
DOI:
https://doi.org/10.5755/j01.eee.122.6.1833Abstract
In every low voltage electrical installation initial verification and periodic verification shall be performed. One of the test performed during the verification is fault loop impedance measurement. This measurement enables to verify effectiveness of automatic disconnection of supply which is the most often used means of protection in case of fault. Residual current devices – obligatory in particular circuits – cause the problem in fault loop impedance measurement. They trip out during the measurement and proper verification of the installation is impossible. Detailed analysis of the meters and residual current devices tripping circuits enables to find solution for proper performance of the measurement. The paper concerns the sources of the unwanted tripping of residual current devices during fault loop impedance measurement and indicates solutions for convenient measurement. Ill. 8, bibl. 13 (in English; abstracts in English and Lithuanian).Downloads
Published
2012-06-07
How to Cite
Czapp, S. (2012). Fault Loop Impedance Measurement in Low Voltage Network with Residual Current Devices. Elektronika Ir Elektrotechnika, 122(6), 109-112. https://doi.org/10.5755/j01.eee.122.6.1833
Issue
Section
ELECTRICAL ENGINEERING
License
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.
