On DC Errors in Translinear Frequency Multipliers
Abstract
In this paper we discuss some circuit solution intended to eliminate or to reduce the DC errors occurring in some new high bandwidth translinear frequency multipliers. Errors arise as a result of the circuit’s topology or/and of the non-ideal devices behavior. All the proposed solutions refer to a particular frequency tripler circuit and leads to significant reduction the output-offset current of a to values very close to zero. Ill. 9, bibl. 8 (in English; Summaries in English, Russian, Lithuanian).
Downloads
Published
Issue
Section
License
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.
