NoCs Design for Verification
To deploy high performance computing on a chip requires to place the number of the processors in networks on chip (NoC). To fulfill growing market demands number of processors and other IPs on a chip is also increases. Because of that general purpose bus is not efficient to provide communication between IPs and on a chip. In the article there are presented variety of NoC communication architectures and verification approaches on the basis of the hardware assertions. There are proposed design for verification approach, that will allow to use distributed with IP verification routines to ease system level validation. Ill. 10, bibl. 10 (in English; summaries in English, Russian and Lithuanian).
How to Cite
Authors retain copyright and grant the journal the right of the first publication with the paper simultaneously licensed under the Creative Commons Attribution 4.0 (CC BY 4.0) licence.
Authors are allowed to enter into separate, additional contractual arrangements for the non-exclusive distribution of the paper published in the journal with an acknowledgement of the initial publication in the journal.
Copyright terms are indicated in the Republic of Lithuania Law on Copyright and Related Rights, Articles 4-37.