FPGA based Packet Splitter Implementation Using Mixed Design Flow

S. A. Shinde, V. G. Shelake, R. K. Kamat

Abstract


Design and development of a FPGA based packet splitter using Handle–C DK4 design suite is reported. A mixed design flow comprising of the integration of tools from third party has been adopted for the simulation, testing, debugging and generation of the RTL model. The reported packet splitter core has lot of potential applications in passive monitoring of the networking setup, security appliances etc. Ill. 2, bibl. 8 (in English; summaries in English, Russian and Lithuanian).


Full Text: PDF

Refbacks

  • There are currently no refbacks.


Print ISSN: 1392-1215
Online ISSN: 2029-5731