Modelling Battery Behaviour Using Chipset Energy Benchmarking

Authors

  • R. Damasevicius Kaunas University of Technology
  • J. Toldinas Kaunas University of Technology
  • G. Grigaravicius Kaunas University of Technology

DOI:

https://doi.org/10.5755/j01.eee.19.6.4577

Keywords:

Energy consumption modelling, battery behaviour, time-delay model, power benchmarking

Abstract

Despite advances in low power system design, short battery life remains a significant user concern. Effective management of energy resources available on a mobile device requires understanding of the principles of battery behaviour. We propose a time-delay model of a battery, which depends upon three non-linear processes: rate-capacity effect, recovery effect and software scheduling effect. We provide an analysis of the power consumption results using 3DMark’06 chipset benchmarks and demonstrate that a moderate-to-strong correlation between power consumption vs. CPU load, memory allocation and memory release is observed. Finally, we apply our model for chipset energy efficiency profiling and propose a power benchmark metric.

DOI: http://dx.doi.org/10.5755/j01.eee.19.6.4577

Downloads

Published

2013-06-10

How to Cite

Damasevicius, R., Toldinas, J., & Grigaravicius, G. (2013). Modelling Battery Behaviour Using Chipset Energy Benchmarking. Elektronika Ir Elektrotechnika, 19(6), 117-120. https://doi.org/10.5755/j01.eee.19.6.4577

Issue

Vol. 19 No. 6 (2013)

Section

SYSTEM ENGINEERING, COMPUTER TECHNOLOGY

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.