Enhanced Hardware Efficient FFT Processor Based On Adaptive Recoding CORDIC
DOI:
https://doi.org/10.5755/j01.eee.19.4.1422Keywords:
Fast Fourier transforms, CORDIC, bit error precision, signal to noise ratioAbstract
In this paper, we propose an enhanced hardware efficient CORDIC-based FFT processor. As the conventional CORDIC is restricted by the data precision and the times of iterations, Adaptive Recoding CORDIC (ARC) is adopted in our design, the bit error precision (BEP) of which is improved to 14th. Simultaneously, Conflict-free parallel memory access scheme and Rom-free twiddle factor generation scheme are both introduced to improve the performance and reduce the memories to store the twiddle factors. Compared with some latest published FFT processors, synthesized results show the proposed FFT processor reduce the hardware overhead while improving the Signal-to-Noise Ratio (SNR). When the operating frequency is 250MHz, the proposed FFT processor performs radix-4 1024-point FFT every 5.4us.Downloads
Published
2013-03-28
How to Cite
Zhang, J., Liu, H., Chen, T., liu, dongpei, & Zhang, B. (2013). Enhanced Hardware Efficient FFT Processor Based On Adaptive Recoding CORDIC. Elektronika Ir Elektrotechnika, 19(4), 97-103. https://doi.org/10.5755/j01.eee.19.4.1422
Issue
Section
TELECOMMUNICATIONS ENGINEERING
License
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.