Verifiable Template Development for HDL- Descriptions

Authors

  • Y. Syrevitch KhNURE
  • D. Zinchenko KhNURE

Abstract

Classification of digital devices by types of their language descriptions is introduced. Also, a template of HDL-model of digital device, which will fit verification objectives in a case of using path sensitization methods, is considered. The proposed strategy starts from origin HDL-model transformation into a graph model, which is a composition of two graphs. To identify all functional elements in an informational graph it is necessary and enough to activate all paths in a graph which cover it, starting from the 1st rank to graph outputs or control points. Usage of a template allows building a graph model of HDL-description and further verification easier. Adjustments of path sensitization verification strategy are done. Dependence of test length from the type of testing for S27, КР1804ВС1, and В06 benchmarks is analyzed. Ill. 1, bibl. 7 (in English; summaries in English, Russian and Lithuanian).

Downloads

Published

2007-03-19

How to Cite

Syrevitch, Y., & Zinchenko, D. (2007). Verifiable Template Development for HDL- Descriptions. Elektronika Ir Elektrotechnika, 75(3), 53-56. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10471

Issue

Vol. 75 No. 3 (2007)

Section

T 121 SIGNAL TECHNOLOGY

License

The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.

By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.