Runtime Bitstream Relocation based Intrinsic Evolvable System
DOI:
https://doi.org/10.5755/j01.eee.20.6.4878Keywords:
Evolvable hardware, dynamic partial reconfiguration, bitstream relocation, bitstream compressionAbstract
Earlier evolvable hardware (EHW) platforms suffer from major drawbacks such as high area and delay overheads, high configuration memory overhead, low configuration speed and lack of flexibility. In this paper, we propose an intrinsic evolvable system on dynamic partial reconfigurable (DPR) platform using bitstream relocation technique to address these limitations. This relieves the overhead of configuration memory required to save the partial bistream (PB). In addition, the data transfer time between the configuration memory and the field programmable gate array (FPGA) is also reduced, which leads to a relatively high configuration speed. We implemented the proposed evolvable system using an FPGA board with an application of an adaptive finite impulse response (FIR) filter. The experimental result shows that the proposed system can achieve 116 × configuration speedup and 85 % configuration memory saving.Downloads
Published
2014-05-28
How to Cite
Zhang, K., Lu, H., Xiao, S., & Hu, W. (2014). Runtime Bitstream Relocation based Intrinsic Evolvable System. Elektronika Ir Elektrotechnika, 20(6), 93-99. https://doi.org/10.5755/j01.eee.20.6.4878
Issue
Section
ELECTRONICS
License
The copyright for the paper in this journal is retained by the author(s) with the first publication right granted to the journal. The authors agree to the Creative Commons Attribution 4.0 (CC BY 4.0) agreement under which the paper in the Journal is licensed.
By virtue of their appearance in this open access journal, papers are free to use with proper attribution in educational and other non-commercial settings with an acknowledgement of the initial publication in the journal.