Specific Features of Faults of Combinational CMOS Circuits

  • R. Benisevičiūtė Kaunas University of Technology

Abstract

This research work investigated a problem of application of transistors level fault model and its adequacy to faults at logical level of circuit. There were elaborated the faults at logical and at functional level using the software package CADENCE. The faults at transistors level were simulated by software package PSPICE. There were done the comparative results of fault simulation and fault coverage at transistors level and at logical level of CMOS circuit. Ill. 3, bibl. 4 (in English; summaries in English, Russian and Lithuanian,).

Published
2006-07-22
How to Cite
Benisevičiūtė, R. (2006). Specific Features of Faults of Combinational CMOS Circuits. Elektronika Ir Elektrotechnika, 70(6), 83-86. Retrieved from http://eejournal.ktu.lt/index.php/elt/article/view/10698
Section
T 171 MICROELECTRONICS