1.
FPGA based Packet Splitter Implementation Using Mixed Design Flow. ELEKTRON ELEKTROTECH [Internet]. 2008 Oct. 20 [cited 2025 Dec. 5];88(8):15-8. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/11225