1.
On Delay Test Generation for Non-scan Sequential Circuits at Functional Level. ELEKTRON ELEKTROTECH [Internet]. 2011 Mar. 7 [cited 2025 Dec. 5];109(3):67-70. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/173