“On Delay Test Generation for Non-Scan Sequential Circuits at Functional Level”. Elektronika ir Elektrotechnika 109, no. 3 (March 7, 2011): 67–70. Accessed December 5, 2025. https://eejournal.ktu.lt/index.php/elt/article/view/173.