R. Beniseviciute, A. Lipnickas, G. Sadauskas, and G. Vaitkevicius, “Strategy of CMOS IC Layout Topology Design and Verification”, ELEKTRON ELEKTROTECH, vol. 14, no. 1, Jan. 1998, Accessed: Jan. 22, 2026. [Online]. Available: https://eejournal.ktu.lt/index.php/elt/article/view/15947