“Strategy of CMOS IC Layout Topology Design and Verification” (1998) Elektronika ir Elektrotechnika, 14(1). Available at: https://eejournal.ktu.lt/index.php/elt/article/view/15947 (Accessed: 5 December 2025).