“Strategy of CMOS IC Layout Topology Design and Verification”. 1998. Elektronika Ir Elektrotechnika 14 (1). https://eejournal.ktu.lt/index.php/elt/article/view/15947.