BAREISA, E. et al. On Delay Test Generation for Non-scan Sequential Circuits at Functional Level. Elektronika ir Elektrotechnika, v. 109, n. 3, p. 67–70, 7 Mar.2011.