Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds with Higher Levels Faults. (1998). Elektronika Ir Elektrotechnika, 18(5). https://eejournal.ktu.lt/index.php/elt/article/view/16035