Strategy of CMOS IC Layout Topology Design and Verification. ELEKTRON ELEKTROTECH. 1998;14(1). Accessed December 5, 2025. https://eejournal.ktu.lt/index.php/elt/article/view/15947