Beniseviciute R, Lipnickas A, Sadauskas G, Vaitkevicius G. Strategy of CMOS IC Layout Topology Design and Verification. ELEKTRON ELEKTROTECH. 1998;14(1). Accessed January 22, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/15947