Probabilistic-based Defect/Fault Characterisation of Complex Gates from Standard Cell Library
The process of probabilistic-based defect/fault characterisation of complex gates from industrial cell library is considered. The aimof defect/fault characterisation is the realistic representation of physical defects influence on gate behaviour in fault models. Thecharacterisation process is focused on the precise analysis of gate layout geometry, defect size distribution, and density of physicaldefects, on careful identification of real faulty function from actual behaviour of failure circuit, and on test-based fault characterisationfor finding the best sequence of test patterns for all faults detecting. The description of cell-oriented software FIESTA-EXTRA for theautomation of the process of gates defect/fault characterisation is presented. The obtained results of gates characterisation fromindustrial standard cell library in 0.8 μm CMOS technology are analysed. Ill. 7, bibl. 17 (in English; summaries in Lithuanian, English,Russian).
Authors retain copyright and grant the journal the right of the first publication with the paper simultaneously licensed under the Creative Commons Attribution 4.0 (CC BY 4.0) licence.
Authors are allowed to enter into separate, additional contractual arrangements for the non-exclusive distribution of the paper published in the journal with an acknowledgement of the initial publication in the journal.
Copyright terms are indicated in the Republic of Lithuania Law on Copyright and Related Rights, Articles 4-37.