1.
Shinde SA, Shelake VG, Kamat RK. FPGA based Packet Splitter Implementation Using Mixed Design Flow. ELEKTRON ELEKTROTECH [Internet]. 2008Oct.20 [cited 2022Sep.29];88(8):15-8. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/11225