Kašauskas V, Anilionis R, Eidukas D. Simulation of the MOS Transistors Structures Channel Technological Problems. ELEKTRON ELEKTROTECH [Internet]. 2010Nov.19 [cited 2024Dec.4];106(10):139-42. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/9144