Temich S, Golonek T, Grzechca D. Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit. ELEKTRON ELEKTROTECH [Internet]. 2019Jun.25 [cited 2024Nov.23];25(3):25-33. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/23672