Bareiša E, Jusas V, Motiejūnas K, Šeinauskas R. Testing of FPGA Logic Cells. ELEKTRON ELEKTROTECH [Internet]. 2004 Oct. 20 [cited 2026 Jan. 22];56(7). Available from: https://eejournal.ktu.lt/index.php/elt/article/view/10847