Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics. ELEKTRON ELEKTROTECH [Internet]. 2013 Dec. 2 [cited 2025 Dec. 5];19(10):81-6. Available from: https://eejournal.ktu.lt/index.php/elt/article/view/2464