Kašauskas, V., R. Anilionis, and D. Eidukas. “Simulation of the MOS Transistors Structures Channel Technological Problems”. Elektronika ir Elektrotechnika 106, no. 10 (November 19, 2010): 139-142. Accessed July 7, 2022. https://eejournal.ktu.lt/index.php/elt/article/view/9144.