Syrevitch, Y., and D. Zinchenko. “Verifiable Template Development for HDL- Descriptions”. Elektronika ir Elektrotechnika 75, no. 3 (March 19, 2007): 53-56. Accessed December 3, 2021. https://eejournal.ktu.lt/index.php/elt/article/view/10471.