Abraitis, V., and E. Bareiša. “The Fault Model of Programmable Logic Block”. Elektronika ir Elektrotechnika 62, no. 6 (July 22, 2005): 48-52. Accessed March 19, 2024. https://eejournal.ktu.lt/index.php/elt/article/view/10454.