Andriukaitis, D., and R. Anilionis. “Etching Process Simulation in MOS Nanoscale Structures”. Elektronika ir Elektrotechnika 69, no. 5 (May 20, 2006): 5-8. Accessed April 14, 2025. https://eejournal.ktu.lt/index.php/elt/article/view/10665.