Beniseviciute, R., L. Butkus, and R. Seinauskas. “Analysis of Physical Level Faults of CMOS Integrated Circuits and Bonds With Higher Levels Faults”. Elektronika ir Elektrotechnika 18, no. 5 (October 29, 1998). Accessed December 4, 2024. https://eejournal.ktu.lt/index.php/elt/article/view/16035.