Beniseviciute, R., A. Lipnickas, G. Sadauskas, and G. Vaitkevicius. “Strategy of CMOS IC Layout Topology Design and Verification”. Elektronika Ir Elektrotechnika, vol. 14, no. 1, Jan. 1998, https://eejournal.ktu.lt/index.php/elt/article/view/15947.