Bareiša, E., V. Jusas, K. Motiejūnas, and R. Šeinauskas. “Testing of FPGA Logic Cells”. Elektronika Ir Elektrotechnika, vol. 56, no. 7, Oct. 2004, https://eejournal.ktu.lt/index.php/elt/article/view/10847.