Jasonis, V., D. Poviliauskas, and A. Marcinkevičius. “Simulation of the Integrated Signal Folding Circuit With P–Spice”. Elektronika Ir Elektrotechnika, vol. 73, no. 1, Jan. 2007, pp. 37-40, https://eejournal.ktu.lt/index.php/elt/article/view/10327.