Keršys, T., R. Anilionis, and D. Eidukas. “Simulation of Stress Distribution in the Silicon Substrate”. Elektronika Ir Elektrotechnika, vol. 76, no. 4, Apr. 2007, pp. 3-8, https://eejournal.ktu.lt/index.php/elt/article/view/10705.