Andriukaitis, D., and R. Anilionis. “Etching Process Simulation in MOS Nanoscale Structures”. Elektronika Ir Elektrotechnika, vol. 69, no. 5, May 2006, pp. 5-8, https://eejournal.ktu.lt/index.php/elt/article/view/10665.