Syrevitch, Y., and D. Zinchenko. “Verifiable Template Development for HDL- Descriptions”. Elektronika Ir Elektrotechnika, vol. 75, no. 3, Mar. 2007, pp. 53-56, https://eejournal.ktu.lt/index.php/elt/article/view/10471.