Bareiša, E., P. Bieliauskas, V. Jusas, A. Targamadzė, L. Motiejūnas, and R. Šeinauskas. “Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits”. Elektronika Ir Elektrotechnika, vol. 105, no. 9, Oct. 2010, pp. 39-42, https://eejournal.ktu.lt/index.php/elt/article/view/9165.