“Nonlinear Parasitic Capacitance Modelling of High Voltage Power MOSFETs in Partial SOI Process”. Elektronika Ir Elektrotechnika, vol. 22, no. 3, June 2016, pp. 37-43, https://doi.org/10.5755/j01.eie.22.3.15312.