Bareiša, E., et al. “Testing of FPGA Logic Cells”. Elektronika Ir Elektrotechnika, vol. 56, no. 7, Oct. 2004, https://doi.org/10.5755/j02.eie.10847.