Keršys, T., et al. “Simulation of Stress Distribution in the Silicon Substrate”. Elektronika Ir Elektrotechnika, vol. 76, no. 4, Apr. 2007, pp. 3-8, https://doi.org/10.5755/j02.eie.10705.