Andriukaitis, D., and R. Anilionis. “Etching Process Simulation in MOS Nanoscale Structures”. Elektronika Ir Elektrotechnika, vol. 69, no. 5, May 2006, pp. 5-8, https://doi.org/10.5755/j02.eie.10665.