“Verification of Initialization Sequences for Sequential Circuits”. Elektronika Ir Elektrotechnika, vol. 112, no. 6, June 2011, pp. 61-64, https://doi.org/10.5755/j01.eee.112.6.446.