Abraitis, V., and E. Bareiša. “The Fault Model of Programmable Logic Block”. Elektronika Ir Elektrotechnika, vol. 62, no. 6, July 2005, pp. 48-52, https://doi.org/10.5755/j02.eie.10454.