Syrevitch, Y., and D. Zinchenko. “Verifiable Template Development for HDL- Descriptions”. Elektronika Ir Elektrotechnika, vol. 75, no. 3, Mar. 2007, pp. 53-56, https://doi.org/10.5755/j02.eie.10471.